SuperLectures.com

DATA-PATH AND MEMORY ERROR COMPENSATION TECHNIQUE FOR LOW POWER JPEG IMPLEMENTATION

DSP Algorithm and Architecture Optimization for Hardware Implementation

Full Paper at IEEE Xplore

Presented by: Chaitali Chakrabarti, Author(s): Yunus Emre, Chaitali Chakrabarti, Arizona State University, United States

The paper presents a novel technique to mitigate effects of data-path and memory errors in JPEG implementations. These errors are mainly caused by voltage scaling and process variation in scaled technologies. We characterize the data-path and memory errors and derive a probability distribution of the total number of errors. We propose an algorithm-specific technique that corrects most errors after the quantization step in JPEG encoder by exploiting the characteristics of the quantized coefficients. Simulation results show that the proposed technique has a PSNR performance degradation of around 1.5 dB compared to the error-free case and 4 dB improvement compared to the no correction case at 0.75 bpp when BER=10^(-4). This is achieved with small circuitry overhead and no memory overhead.

  Speech Transcript

|

  Slides

Enlarge the slide | Show all slides in a pop-up window

0:00:16

  1. slide

0:01:10

  2. slide

0:01:34

  3. slide

0:03:00

  4. slide

0:04:39

  5. slide

0:05:39

  6. slide

0:06:11

  7. slide

0:07:39

  8. slide

0:09:30

  9. slide

0:09:58

 10. slide

0:10:37

 11. slide

0:11:26

 12. slide

0:13:26

 13. slide

0:13:49

 14. slide

0:14:19

 15. slide

  Comments

Please sign in to post your comment!

  Lecture Information

Recorded: 2011-05-26 14:45 - 15:05, Club H
Added: 9. 6. 2011 23:29
Number of views: 24
Video resolution: 1024x576 px, 512x288 px
Video length: 0:16:30
Audio track: MP3 [5.63 MB], 0:16:30