A METHODOLOGY BASED ON TRANSPORTATION PROBLEM MODELING FOR DESIGNING PARALLEL INTERLEAVER ARCHITECTURES
Parallel Software Implementation of DSP Algorithms
Presented by: Awais Hussain Sani, Author(s): Awais Hussain Sani, Philippe Coussy, Cyrille Chavet, Eric Martin, Université de Bretagne Sud / Lab-STICC, France
For high-data-rate applications, turbo-like iterative decoders are implemented with parallel hardware architecture. However, to achieve high throughput, concurrent accesses to each memory bank has to be performed without any conflict. The consideration applies to the two main classes of turbo-like codes: Low Density Parity Check (LDPC) and Turbo-Codes. In this paper, we present an original approach based on Transportation problem modeling which finds conflict free memory mapping for every type of turbo codes and which optimizes the resulting interleaving architecture.